#### **LADDER:** Architecting Content and Location-aware Writes for Crossbar Resistive Memories

Md Hafizul Islam Chowdhuryy<sup>1</sup>, Muhammad Rashedul Haq Rashed<sup>1</sup>, Amro Awad<sup>2</sup>, Ricard Ewetz<sup>1</sup> and Fan Yao<sup>1</sup>

<sup>1</sup>Department of ECE University of Central Florida Florida, USA <sup>2</sup>Department of ECE North Carolina State University North Carolina, USA



IEEE/ACM International Symposium on Microarchitecture (**MICRO'21**) October 18–22, 2021

# ReRAM: Emerging Memory Technology

- Increasing need for efficient and scalable memory systems.
- DRAM technologies do not match the capacity demand.
- **\*** Resistive memory (ReRAM) is promising for main-memory integration.
  - High cell-density and scalability
  - Low static power

ReRAM suffers from <u>varying latency requirements</u> for write, which could limit system performance if not utilized properly.



#### Increasing demand for efficient and scalable memory system.

#### Traditional memory (i.e., DR <u>This work</u> match the capacity demand.

<u>LADDER</u> - Processor-side low-overhead framework to improve ReRAM performance by exploiting variable write latency.

ReRAM suffer from *location/content-dependent* variable write latency, limiting system performance.



# **ReRAM Memory Organization**

ReRAM cells are arranged in dense array structures (called Crossbar).

Increase area efficiency

ReRAM cell arrays form a **MAT** (i.e., crossbar size of 512x512 cells).

- Contains peripheral circuitry to support read/write
- The basic unit to form banks, ranks and channels





- ReRAM write operation involves two phases.
  - **RESET:** transition from *low-resistive state* to *high-resistive state* (i.e., '1'  $\rightarrow$  '0')
  - SET: transition from *high-resistive state* to *low-resistive state* (i.e., '0'  $\rightarrow$  '1')





- ReRAM write operation involves two phases.
  - **RESET:** transition from *low-resistive state* to *high-resistive state* (i.e., '1'  $\rightarrow$  '0')
  - SET: transition from *high-resistive state* to *low-resistive state* (i.e., '0'  $\rightarrow$  '1')



Fully-selected Cell

**ReRAM Crossbar** 





- ReRAM write operation involves two phases.
  - **RESET:** transition from *low-resistive state* to *high-resistive state* (i.e., '1'  $\rightarrow$  '0')
  - SET: transition from *high-resistive state* to *low-resistive state* (i.e., '0'  $\rightarrow$  '1')





ReRAM write operation involves two phases.

- **RESET:** transition from *low-resistive state* to *high-resistive state* (i.e., '1'  $\rightarrow$  '0')
- SET: transition from *high-resistive state* to *low-resistive state* (i.e., '0'  $\rightarrow$  '1')



RESET latency of a ReRAM cell is <u>exponentially proportional</u> to the voltage drop across the target cell.



## Variable RESET Latency





## Variable RESET Latency



Non-zero wire resistance

RESET latency, 
$$t = C * e^{-k|V_d|}$$



# Location/Content Dependence of RESET



RESET latency varies significantly based on **data-pattern and location**.

Using worst case reset latency can significantly degrade system performance.

# Prior Works and Motivation

#### Architecture and circuit-level techniques:

- Dynamic reset voltage to compensate the IR-drop (e.g., Zokaee et al. HPCA'20)
- Track bitline data patterns with custom profiling circuitry (e.g., Wen et al. TCAD'19)
- Model *location dependent* RESET latency (e.g., Zhang et al. DATE'16)
- Limit sneak current at crossbar level (e.g., Xu et al. HPCA'15)

#### Issues:

- Additional circuitry increases design complexity of memory subsystems
- Do not harness the full potential gains

A processor-side scheme that utilizes variable RESET latency, without adversely impacting the complexity of commodity ReRAM devices.



#### **Overview of LADDER**





## Location & Data-Content Aware Latency Model



# Location & Data-Content Aware Latency Model

- Ideally, both WL and BL data pattern should be monitored.
  - i.e., keep the counter of '1's in each row and column
  - Profiling BL content (i.e., column) in memory controller is prohibitively expensive
- Tradeoff: Track number of '1's in WL (i.e., row) only (LRS metadata)
- ↔ WL and BL location and WL content of target cell, < WL, BL,  $C_{lrs}^{w} >$ .



#### LADDER-Basic Data Write Operation





#### LADDER-Basic Data Write Operation





# **Optimization Opportunities with LADDER-Basic**

- Each data write requires a <u>Stale Memory Block (SMB)</u> read.
- Non-trivial metadata maintenance overhead.
  - Additional reads and writes for LRS-metadata
  - Metadata storage overhead
- How to get rid of Stale Memory Block (SMB) Reads?
- How to reduce LRS-metadata maintenance overhead?



# LADDER-Est: Eliminating SMB Reads

RESET latency depends <u>only</u> on maximum no. of '1's in WLG.

#### LRS-metadata estimation scheme:

- Tracks only the worst-case byte in a newly-written data as metadata
- Memory controller can update no. of '1's in the worst-case byte without old data



#### LRS-metadata Estimation Principle



Accurate LRS-counter (LADDER-Basic),  $C_{lrs}^{w} = 3$ 



## LRS-metadata Estimation Principle



Accurate LRS-counter (LADDER-Basic),  $C_{lrs}^{w} = 3$ 



# LRS-metadata Estimation Principle



#### LADDER-Estimate Scheme



## LADDER-Est: Optimized LADDER Logic



# Improving Estimation Performance with Shifting

- Observation: Logical value '1's are clustered together in a few mats.
- Each data block in the WLG leverages a distinct shift based on its position in WL.
- During read, reverse shift is performed to restore original bit order.



LRS cell count in each MAT corresponding to different memory blocks

	MAT	MAT <sub>0</sub> MAT <sub>1</sub> MAT <sub>2</sub> MAT <sub>3</sub>			
Memory Block <sub>0</sub>	1	3	0		
Memory Block <sub>1</sub>	0	2	3	0	
Memory Block <sub>2</sub>	0	1	1	3	
	:	:	:		

Intra-line bit-level shifting in data lines



# LADDER-Hybrid: Reducing LRS-metadata Overhead

- WLs closer to the write driver are relatively insensitive to WL-contents.
- Multi-Granularity LADDER Counters: Selectively reduce LRS-counter precision.



# LADDER Latency Model

Modified nodal analysis to obtain the latency model.



# **Evaluation Methodology**

#### Simulator: Gem5 full-system simulation (Kernel: Linux 3.4).

CPU: 4-core, Out-of-order, x86
Cache: Private L1/L2 cache, shared L3 cache
Memory: 16GB dual channel ReRAM memory, 256 MATs/bank, 512x512 crossbar

Workloads: SPEC2006 (reference input), PARSEC2 (sim-large input).

#### Schemes:

- Baseline: Worst case fixed latency
- Prior state-of-the-art schemes: Bitline data pattern (BLP)<sup>1</sup>, Split-reset<sup>2</sup>
- LADDER: LADDER-Basic, LADDER-Estimation with shifting, LADDER-Hybrid
- Oracle: Location and content-aware writes with no overhead (theoretical)

1. Exploiting In-memory Data Patterns for Performance Improvement on Crossbar Resistive Memory, IEEE TCAD'19 2. Overcoming the challenges of crossbar resistive memory architectures, HPCA'15



# **Evaluation: Read/Write Performance**

libq

lbm

0.5

0.0

astar bwavs cannl fsim



Average latency for processor data reads

mcf perlb mix-1 mix-2 mix-3 mix-4 mix-5 mix-6 mix-7 mix-8 AVG

## Evaluation: LRS-metadata Estimation Effectiveness



#### LRS-counter differences between LADDER-basic and LADDER-Est without Shifting



UCF

### **Evaluation: Overall Speedup**

On average, 22% and 13% speedup over Split-reset and BLP respectively

#### 98% of the performance of the ideal scheme





# **Evaluation: Hardware Overhead Analysis**

- ✤ ReRAM storage overhead: 1.56% for LADDER-Est and 0.97% for LADDER-Hybrid.
- On-chip storage for LADDER latency table: 512 Bytes (8x8x8).
- ✤ LADDER logic and LRS-metadata cache overhead.
  - Implemented LADDER logic using Verilog
  - Synthesized using Synopsis Design Compiler with 45nm
  - Used CACTI7 to LRS-metadata Cache

Module	Area (mm <sup>2</sup> )	Power (mW)	Latency (ns)
LRS-metadata Update Module	0.0061	3.71	0.17
Latency Query Module	0.0047	6.57	0.32
LRS-metadata Cache (64KB)	0.2442	48.83	0.81



## More on Paper

- Additional details of LADDER designs.
- Overhead analysis of LADDER:
  - Overhead of metadata maintenance
  - Dynamic energy consumption overheads
- LADDER with wear-leveling techniques.
- Crash-consistency of LADDER.
- And more...







# Conclusions

- LADDER a processor-side scheme improving write performance for ReRAM crossbar main memories.
- A counter-based mechanism (LRS-metadata) to track WL data pattern.
- Several novel optimizations to further enhance LADDER.
- Achieves considerable performance and energy efficiency improvements over state-of-the-art techniques with minimal overheads.



## Thanks! Questions?

Md Hafizul Islam Chowdhuryy Email: <u>reyad@knights.ucf.edu</u>



# **ReRAM Memory Organization**

✤ ReRAM cells are arranged in dense array structure (called Crossbar).

Increases area efficiency

ReRAM cell arrays form **MAT** (i.e., crossbar size of 512x512 cells).

- MAT contains peripheral circuitry to support read/write
- MAT is the basic unit, which forms banks, chips and ranks of a ReRAM module





# **ReRAM Memory Organization**





- ReRAM write operation involves two phases.
  - **RESET:** Transition from *low-resistive state* to *high-resistive state* (i.e., '1'  $\rightarrow$  '0')
  - SET: Transition from *high-resistive state* to *low-resistive state* (i.e., '0'  $\rightarrow$  '1')





# Location & WL-Content Aware Latency Model

- Bitline content-aware scheme requires either:
  - Specialized circuit support in memory to count LRS cell, or
  - Non-trivial overhead of tracking LRS count in many bitlines
- Tradeoff: Use LRS cell count in WL only (called LRS metadata)
- ↔ WL and BL location and WL content of target cell, < WL, BL,  $C_{lrs}^{w} >$ .
  - *WL*, *BL*: Wordline and bitline location of target cell
  - C<sup>w</sup><sub>lrs</sub>: Worst case LRS-count across selected WLs



# Physical Mapping of Memory Block



#### **Overview of LADDER**





# Potential Speedup using Variable RESET

- Ideal speedup using <u>minimally required</u> RESET latency compared to worst-case latency.
- Up to 1.24x performance improvement using location dependence.





#### LADDER-Basic Data Write Operation



